无遮掩60分钟从头啪到尾,,,

Your Position: Home > News > Company News

In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a

2012/8/16      view:

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

中国熟妇色xxxxx中国学生| 老师你下面太紧了拔不出来| 狠狠躁夜夜躁人人爽碰AV| 变态另类玩孕妇临盆| 国产欧美熟妇另类久久久| 精品国产av一区二区三区| 国产精品videossex久久发布| chinese熟女老女人hd| 亚洲一区二区| 人乱an乱alv老人乱| 男人吃奶摸下挵进去好爽在线观| 先锋av资源| 糖心VLOG精品一区二区| 色戒2小时38分无删减版| 亚洲精品久久久口爆吞精| 岳的大肥坹视频hd| 三级黄色视频| 我和公发生了性关系视频 | 国产在线| 天天做天天爱夜夜爽| 国产大片b站免费观看推荐| 久久久性色精品国产免费观看| 母亲动漫1~6全集| 阿娇被躁120分钟视频| 久久久久国產麻豆无碼av| 亚洲av无码一区东京热久久 | 哦┅┅快┅┅用力啊┅警花少妇 | b站刺激战场直播| 男澡堂洗澡勃起好大一根| 丰满少妇在线观看网站| 欧美狠狠入鲁的视频777色| 一出一进一爽一粗一大视频| 亚洲色无码a片一区二区麻豆| 日韩精品一区二区亚洲av| 精品人妻少妇一区二区三区在线 | 国产对白叫床清晰在线播放| 美少年高潮h跪趴扩张调教喷水| 女人下边水润紧致好处| 国产亚洲精品精华液| 婷婷丁香五月天在线播放| 国产97人人人超碰超爽|